

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74VHC32M

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



**Distributor of Fairchild Semiconductor: Excellent Integrated System Limited** Datasheet of 74VHC32M - IC GATE OR 4CH 2-INP 14-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# 

SEMICONDUCTOR®

February 2008

## 74VHC32 Quad 2-Input OR Gate

### Features

- High Speed: t<sub>PD</sub> = 3.8ns (typ.) at V<sub>CC</sub> = 5V
- Low Power Dissipation:  $I_{CC} = 2 \mu A \text{ (max.) at } T_A = 25^{\circ}C$
- High Noise Immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min.)
- Power down protection is provided on all inputs
- Low Noise: V<sub>OLP</sub> = 0.8V (max.)
- Pin and Function Compatible with 74HC32

## **General Description**

The VHC32 is an advanced high speed CMOS 2-Input OR Gate fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Ordering Information**


Order Number	Package Number	Package Description
74VHC32M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC32SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC32MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC32N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.







# Logic Symbol IEEE/IEC $A_0 \longrightarrow \geq 1 \longrightarrow 0_0$ $A_1 \longrightarrow 0_1$ $A_2 \longrightarrow 0_2$ $A_3 \longrightarrow 0_3$ $B_3 \longrightarrow 0_3$

74VHC32 — Quad 2-Input OR Gate

## **Pin Description**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
O <sub>n</sub>	Outputs

A	В	0
Н	Н	Н
L	Н	Н
Н	L	Н
L	L	L





## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>IN</sub>	DC Input Voltage	-0.5V to +7.0V
V <sub>OUT</sub>	DC Output Voltage	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	Input Diode Current	–20mA
I <sub>OK</sub>	Output Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> /GND Current	±50mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
ΤL	Lead Temperature (Soldering, 10 seconds)	260°C

## Recommended Operating Conditions<sup>(1)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	2.0V to +5.5V
V <sub>IN</sub>	Input Voltage	0V to +5.5V
V <sub>OUT</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>OPR</sub>	Operating Temperature	–40°C to +85°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time,	
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.



					$T_A = 25^{\circ}C$			T <sub>A</sub> = −40°C to +85°C		
Symbol	Parameter	V <sub>CC</sub> (V) Conditions		Min.	Тур.	Max.	Min.	Max.	Units	
V <sub>IH</sub>	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0–5.5			0.7 x V <sub>CC</sub>			0.7 x V <sub>CC</sub>		
VIL	LOW Level Input	2.0		1			0.50		0.50	V
	Voltage	tage 3.0–5.5					0.3 x V <sub>CC</sub>		0.3 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	2.0	$V_{IN} = V_{IH}$ or $V_{IL}$	I <sub>OH</sub> = -50μA	1.9	2.0		1.9		V
		3.0			2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		3.0		I <sub>OH</sub> = -4mA	2.58			2.48		
		4.5		I <sub>OH</sub> = -8mA	3.94			3.80		
UL I	LOW Level Output Voltage	2.0	$V_{IN} = V_{IH}$	I <sub>OL</sub> = 50μΑ		0.0	0.1		0.1	V
		3.0	or V <sub>IL</sub>			0.0	0.1		0.1	-
		4.5				0.0	0.1		0.1	
		3.0		$I_{OL} = 4mA$			0.36		0.44	
		4.5		I <sub>OL</sub> = 8mA			0.36		0.44	
I <sub>IN</sub>	Input Leakage Current	0–5.5	V <sub>IN</sub> = 5.5V	or GND			±0.1		±1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			2.0		20.0	μA

## Noise Characteristics

				T <sub>A</sub> = 25°C		
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	Limits	Units
V <sub>OLP</sub> <sup>(2)</sup>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	$C_L = 50 pF$	0.3	0.8	V
V <sub>OLV</sub> <sup>(2)</sup>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	$C_L = 50 pF$	-0.3	-0.8	V
V <sub>IHD</sub> <sup>(2)</sup>	Minimum HIGH Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		3.5	V
V <sub>ILD</sub> <sup>(2)</sup>	Maximum LOW Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		1.5	V

#### Note:

2. Parameter guaranteed by design.




				T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to +85°C		
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	3.3 ± 0.3	$C_L = 15 pF$		5.5	7.9	1.0	9.5	ns
			$C_L = 50 pF$		8.0	11.4	1.0	13.0	
		5.0 ± 0.5	$C_L = 15 pF$		3.8	5.5	1.0	6.5	ns
			$C_L = 50 pF$		5.3	7.5	1.0	8.5	1
CIN	Input Capacitance		V <sub>CC</sub> = Open		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance		(3)		14				pF

Note:

3.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4$  (per gate).




Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74VHC32M - IC GATE OR 4CH 2-INP 14-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com





Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74VHC32M - IC GATE OR 4CH 2-INP 14-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:


http://www.fairchildsemi.com/packaging/

74VHC32 — Quad 2-Input OR Gate











FAIRCHIL SEMICONDUCTOR

TRADEMARKS

PDP-SPM™



74VHC32 — Quad 2-Input OR Gate

#### The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. ACEx® **FPSTM** FRFET® Build it Now™ CorePLUS™ Global Power Resource<sup>™</sup> Green FPS™ **CROSSVOLT™** CTL™ Current Transfer Logic™ GTO™ **EcoSPARK**<sup>®</sup> i-Lo™ EZSWITCH™ \* IntelliMAX™ E-‰ **ISOPLANAR™** MegaBuck™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™ FlashWriter<sup>®</sup>

Green FPS™ e-Series™ MICROCOUPLER™ MicroFFT™ MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC<sup>®</sup> OPTOPLANAR®

Power220® Power247® **POWEREDGE<sup>®</sup>** Power-SPM™ PowerTrench® Programmable Active Droop™ QFET QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

GENERAL ® The Power Franchise<sup>®</sup> bwer p we franchise TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ µSerDes™ UHC<sup>®</sup> Ultra FRFET™

UniFFT™

VCX™

SyncFET™

\* EZSWITCH<sup>™</sup> and FlashWriter<sup>®</sup> are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

PRODUCT STATUS DEFINITIONS

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **Definition of Terms Datasheet Identification Product Status** Definition This datasheet contains the design specifications for product Advance Information Formative or In Design development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to Preliminary First Production make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor No Identification Needed **Full Production** reserves the right to make changes at any time without notice to improve the desian. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for Obsolete Not In Production reference information only. Rev. 132

©1992 Fairchild Semiconductor Corporation 74VHC32 Rev. 1.3.0