

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
SN74ACT7813-40DL

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

${\sf SN74ACT7813}$ 64 imes 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

RESET

D17 [2

D16 🛮 3

D15 🛮 4

D14 🛮 5

D13 **[**] 6

D12 17

D11 🛮 8

D10 **[**]9

V_{CC} 10

D9 [] 11

D8 🛮 12

D5 16

D4 17

D3 **1**18

D2 [] 19

20

22

25

27

28

23

D1

D0 []21

HF

PEN

WRTEN2 26

IR

WRTCLK L

WRTEN1

AF/AE | 24

13

GND |

D7 114

D6 **∏**15

DL PACKAGE (TOP VIEW)

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

56 OE1

55 Q17

54 Q16

53 Q15

52 GND

51 \ Q14

50 VCC

49 🗍 Q13

48 Q12

47 Q11

46 Q10

45 Q9

43 **∏** Q8

42 Q7 41 Q6

40 Q5

38 🛮 Q4

37 Q3

36 Q2

34 🛛 Q1

33 Q0

32 RDCLK

31 RDEN

30 OE2

29 OR

35 GND

39 V_{CC}

44 ∏ GND

Member of the Texas Instruments
Widebus™ Family

- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 64 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates up to 67 MHz
- Pin-to-Pin Compatible With SN74ACT7803 and SN74ACT7805
- Packaged in Shrink Small-Outline 300-mil Package Using 25-mil Center-to-Center Spacing

description

The SN74ACT7813 is a 64-word \times 18-bit FIFO suited for buffering asynchronous datapaths up to 67-MHz clock rates and 12-ns access times. Two

devices can be configured for bidirectional data buffering without additional logic. Multiple distributed V_{CC} and GND pins, along with Texas Instruments patented output edge control (OEC™) circuit, dampen simultaneous switching noise.

The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and output ready (OR) is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up.

The SN74ACT7813 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and OEC are trademarks of Texas Instruments Incorporated.

TEXAS INSTRUMENTS






SN74ACT7813

64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.






Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

${\sf SN74ACT7813}$ 64 imes 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

functional block diagram







Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7813

64 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

Terminal Functions

TER	RMINAL		D-CODIN-COLU
NAME	NO.	I/O	DESCRIPTION
AF/AE	24	0	Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 8 can be used for both the AE offset (X) and the AF offset (Y). AF/AE is high when memory contains X or fewer words or (64 – Y) or more words. AF/AE is high after reset.
D0-D17	21–14, 12–11, 9–2	-1	18-bit data input port
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset.
IR	28	0	Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.
OE1, OE2	56, 30	I	Output enables. When OE1, OE2, and RDEN are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either OE1 or OE2 is high, reads are disabled and the data outputs are in the high-impedance state.
OR	29	0	Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
PEN	23	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D4 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	The 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0–Q17 on the third rising edge of RDCLK. OR also is asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0–Q17.
RDCLK	32	I	Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK.
RDEN	31	I	Read enable. When RDEN, OE1, and OE2 are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK.
RESET	1	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.
WRTCLK	25	I	Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK.
WRTEN1, WRTEN2	27, 26	I	Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK.



Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

$\begin{array}{c} \text{SN74ACT7813} \\ \text{64} \times \text{18 CLOCKED FIRST-IN, FIRST-OUT MEMORY} \end{array}$




Figure 1. Reset Cycle

Define the AF/AE Flag Using the Default Value of X = Y = 8



Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7813

64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B – JANUARY 1991 – REVISED APRIL 1998




Figure 2. Write Cycle





${\sf SN74ACT7813}$ 64 \times 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY




Figure 3. Read Cycle



Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7813

64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

offset values for AF/AE

The AF/AE flag has two programmable limits: the AE offset value (X) and the AF offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 8 are used. The AF/AE flag is high when the FIFO contains X or fewer words or (64 - Y) or more words.

Program enable (\overline{PEN}) should be held high throughout the reset cycle. \overline{PEN} can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D4 is stored as the AE offset value (X) and the AF offset value (Y). Holding \overline{PEN} low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0–D4 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, $\overline{WRTEN2}$). A maximum value of 31 can be programmed for either X or Y (see Figure 4). To use the default values of X = Y = 8, \overline{PEN} must be held high.




Figure 4. Programming X and Y Separately

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I	–0.5 V to 7 V
Voltage range applied to a disabled 3-state output	. $-0.5\ V$ to $5.5\ V$
Package thermal impedance, θ_{JA} (see Note 1)	74°C/W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.





Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

${\sf SN74ACT7813}$ 64 \times 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

recommended operating conditions

			'ACT7813-15 'ACT7813-20		'ACT7813-25		'ACT7813-40		UNIT			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V		
VIH	High-level input voltage	2		2		2		2		V		
V _{IL}	Low-level input voltage			0.8		0.8		0.8		0.8	V	
ІОН	High-level output current	Q outputs, flags		-8		-8		-8		-8	mA	
la:	Low lovel output ourrent	Q outputs		16		16		16		16	m A	
IOL	Low-level output current	Flags		8		8		8		8	mA	
TA	Operating free-air temperature		0	70	0	70	0	70	0	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITION	ONS	MIN	TYP [†]	MAX	UNIT
VOH		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			V
\/a:	Flags	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$				0.5	V
VOL	Q outputs	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 16 mA				0.5	V
Ц		$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or 0				±5	μΑ
loz		$V_{CC} = 5.5 \text{ V},$	$V_O = V_{CC}$ or 0				±5	μΑ
Icc		$V_{I} = V_{CC} - 0.2 \text{ V} \text{ c}$	or 0				400	μΑ
∆lcc [‡]		$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND			1	mA
Ci	•	V _I = 0,	f = 1 MHz	·		4		pF
Co	_	V _O = 0,	f = 1 MHz			8		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT7813

64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 5)

			'ACT78	313-15	'ACT78	313-20	'ACT78	313-25	'ACT78	313-40	LINUT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			67		50		40		25	MHz	
		WRTCLK high or low	6		7		8		12			
t _W	Pulse duration	RDCLK high or low	6		7		8		12		ns	
		PEN low	8		9		9		12			
		D0-D17 before WRTCLK↑	4		5		5		5			
		WRTEN1, WRTEN2 before WRTCLK↑	4		5		5		5			
١.	Setup time	OE1, OE2 before RDCLK↑	5		5		6		6		no	
t _{su}		RDEN before RDCLK↑	4		5		5		5		ns	
		Reset: RESET low before first WRTCLK↑ and RDCLK↑†	5		6		6		6			
		PEN before WRTCLK↑	5		6		6		6			
		D0-D17 after WRTCLK↑	0		0		0		0			
		WRTEN1, WRTEN2 after WRTCLK↑	0		0		0		0			
.	Hold time	OE1, OE2, RDEN after RDCLK↑	0		0		0		0		ne	
t _h	i ioiu tiirie	Reset: RESET low after fourth WRTCLK↑ and RDCLK↑	2		2		2		2		ns	
		PEN high after WRTCLK↓	0		0		0		0			
		PEN low after WRTCLK↑	2		2		2		2			

[†] To permit the clock pulse to be utilized for reset purposes

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (see Figure 5)

DADAMETED	FROM	то	'A	CT7813-1	15	'ACT78	313-20	'ACT78	313-25	'ACT78	13-40	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP [‡]	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f _{max}	WRTCLK or RDCLK		67			50		40		25		MHz
^t pd	RDCLK↑	Any Q	4	9.5	12	4	13	4	15	4	20	ns
t _{pd} §	RDCLK↑	Any Q		8.5								ns
	WRTCLK↑	IR	3		8.5	3	11	3	13	3	15	
. .	RDCLK↑	OR	3		8.5	3	11	3	13	3	15	ns
^t pd	WRTCLK↑	AF/AE	7		16.5	7	19	7	21	7	23	115
	RDCLK↑	AF/AE	7		17	7	19	7	21	7	23	
^t PLH	WRTCLK↑	HF	7		15	7	17	7	19	7	21	ns
^t PHL	RDCLK↑	HF	7		15.5	7	18	7	20	7	22	ns
^t PLH	RESET low	AF/AE	2		9	2	11	2	13	2	15	ns
t _{PHL}	RESET low	HF	2		10	2	12	2	14	2	16	ns
^t en	OE1, OE2	Any Q	2		8.5	2	11	2	11	2	11	ns
^t dis	OE1, OE2	Any Q	2		9.5	2	11	2	14	2	14	ns

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] This parameter is measured with a 30-pF load (see Figure 6).






SN74ACT7813 64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CO	TYP	UNIT	
C _{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50 pF$,	f = 5 MHz	53	pF

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 5. Load Circuit and Voltage Waveforms





SN74ACT7813

64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199B - JANUARY 1991 - REVISED APRIL 1998

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME LOAD CAPACITANCE typ + 8 V_{CC} = 5 V T_A = 25°C $R_L = 500 \Omega$ t pd - Propagation Delay Time - ns typ + 6 typ + 4 typ + 2 typ typ – 2 50 150 300 0 100 200 250 C_L - Load Capacitance - pF

Figure 6




Figure 7





$\begin{array}{c} \text{SN74ACT7813} \\ \text{64} \times \text{18 CLOCKED FIRST-IN, FIRST-OUT MEMORY} \end{array}$

SCAS<u>199B – JANUARY 1991 – REVISED APRIL 1998</u>

APPLICATION INFORMATION




Figure 8. Bidirectional Configuration




Figure 9. Word-Width Expansion: 64 × 36 Bits





Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP





PACKAGE OPTION ADDENDUM

28-Aug-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
1M7813-25DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7813-15DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7813-15DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7813-20DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7813-25DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7813-25DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7813-40DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7813-40DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

9-Aug-2008


TAPE AND REEL INFORMATION





	_
	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT7813-15DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ACT7813-25DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ACT7813-40DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1


Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

9-Aug-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT7813-15DLR	SSOP	DL	56	1000	346.0	346.0	49.0
SN74ACT7813-25DLR	SSOP	DL	56	1000	346.0	346.0	49.0
SN74ACT7813-40DLR	SSOP	DL	56	1000	346.0	346.0	49.0



Datasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118





Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN74ACT7813-40DL - IC SYNC FIFO MEMORY 64X18 56SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers Audio amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications www.ti.com/audio Automotive www.ti.com/automotive Broadband www.ti.com/broadband **Digital Control** www.ti.com/digitalcontrol Medical www.ti.com/medical Military www.ti.com/military Optical Networking www.ti.com/opticalnetwork Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated