

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74ALS804AN

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



SDAS022C - DECEMBER 1982 - REVISED JANUARY 1995

- High Capacitive-Drive Capability
- 'ALS804A Has Typical Delay Time of 4 ns (C_L = 50 pF) and Typical Power Dissipation of 3.4 mW Per Gate
- 'AS804B Has Typical Delay Time of 2.6 ns (C_L = 50 pF) and Typical Power Dissipation of Less Than 9 mW Per Gate
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain six independent 2-input NAND drivers. They perform the Boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic.

The SN54ALS804A and SN54AS804B are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS804A and SN74AS804B are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver) INPUTS OUTPUT

Α	В	Y
Н	Н	L
L	х	Н
Х	L	Н

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


(TOP VIEW)	
1A [1 20] V _{CC} 1B [2 19] 6B 1Y [3 18] 6A 2A [4 17] 6Y 2B [5 16] 5B 2Y [6 15] 5A 3A [7 14] 5Y 3B [8 13] 4B 3Y [9 12] 4A GND [10 11] 4Y	

SN54ALS804A, SN54AS804B ... J PACKAGE

SN54ALS804A, SN54AS804B . . . FK PACKAGE (TOP VIEW)



logic diagram (positive logic)



Copyright © 1995, Texas Instruments Incorporated

INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443



SDAS022C – DECEMBER 1982 – REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Operating free-air temperature range, T _A : SN54ALS804A	$-55^{\circ}C$ to $125^{\circ}C$
SN74ALS804A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS804A SN74ALS804A				4A		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-12			-15	mA
IOL	Low-level output current			12			24	mA
Т _А	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER			SN5	4ALS80	4 A	SN7	4ALS80	4A	
PARAMETER	TEST C	ONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	l _l = –18 mA			-1.2			-1.2	V
	V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} –2			V _{CC} -2			
Varia		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V
VOH	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V
		I _{OH} = -15 mA				2			
N.	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL		I _{OL} = 24 mA					0.35	0.5	V
lj	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
Чн	V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μΑ
۱ _{IL}	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.1			-0.1	mA
۱ ₀ §	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
ІССН	V _{CC} = 5.5 V,	$V_{I} = 0$		0.9	2.5		0.9	2.5	mA
ICCL	V _{CC} = 5.5 V,	VI = 4.5 V		7	12		7	12	mA

[‡] All typical values are at V_{CC} = 5 V, T_A = 25° C.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.





SDAS022C - DECEMBER 1982 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	CI RI	$\begin{tabular}{ c c c c } \hline V_{CC} = 4.5 V \mbox{ to } 5.5 V, \\ C_L = 50 \mbox{ pF}, \\ R_L = 500 \ \Omega, \\ T_A = \mbox{ min to } \mbox{ mAX}^{\dagger} \\ \hline \end{tabular} ta$	UNIT		
			SN54AL	S804A	SN74AL		
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	2	9	2	7	ns
^t PHL	AUB	f f	2	9	2	8	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V _I	7 V
Operating free-air temperature range, TA: SN54AS804B	
SN74AS804B	0°C to 70°C
Storage temperature range	. −65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions§

		SN	54AS804	4B	SN	74AS804	4B	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-40			-48	mA
IOL	Low-level output current			40			48	mA
TA	Operating free-air temperature	-55		125	0		70	°C

§ These high sink- or source-current devices are not recommended for use above 40 MHz.





SDAS022C - DECEMBER 1982 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	7507.0		SN	54AS80	4B	SN	74AS804	4B	
PARAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V
	V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -2 mA	V _{CC} -2	2		V _{CC} -2			
Maria		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V
Vон	V _{CC} = 4.5 V	$I_{OH} = -40 \text{ mA}$	2						V
		$I_{OH} = -48 \text{ mA}$				2			
N/-		I _{OL} = 40 mA		0.25	0.5				V
V _{OL}	$V_{CC} = 4.5 V$	I _{OL} = 48 mA					0.35	0.5	V
Ц	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
Iн	V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μΑ
١ _{١L}	V _{CC} = 5.5 V,	VI = 0.4 V			-0.5			-0.5	mA
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-200	-50		-200	mA
ІССН	V _{CC} = 5.5 V,	$V_{I} = 0$		3.5	5		3.5	5	mA
ICCL	V _{CC} = 5.5 V,	V _I = 4.5 V		16	27		16	27	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
 [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	то (OUTPUT)	CL RL TA	= 50 pF = 500 Ω = MIN t	2, o MAX§		UNIT
			SN54A	S804B	SN74A	S804B	
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	1	5	1	4	ns
^t PHL		1	1	5	1	4	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.





SDAS022C - DECEMBER 1982 - REVISED JANUARY 1995



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.







10-Aug-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sampl
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-87766012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87766012A SNJ54AS 804BFK	Samp
5962-8776601RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8776601RA SNJ54AS804BJ	Samp
5962-8776601SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8776601SA SNJ54AS804BW	Samp
5962-88693012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88693012A SNJ54ALS 804AFK	Samp
5962-8869301RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8869301RA SNJ54ALS804AJ	Samp
SN54ALS804AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54ALS804AJ	Samj
SN54AS804BJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54AS804BJ	Samj
SN74ALS804ADW	ACTIVE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	ALS804A	Samj
SN74ALS804AN	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS804AN	Samj
SN74AS804BDW	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS804B	
SN74AS804BDWG4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS804B	
SN74AS804BDWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74AS804BDWRE4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74AS804BDWRG4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74AS804BN	NRND	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74AS804BN	
SNJ54ALS804AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88693012A SNJ54ALS 804AFK	Sam

Addendum-Page 1



www.ti.com

10-Aug-2016

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
SNJ54ALS804AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8869301RA SNJ54ALS804AJ	Samp
SNJ54AS804BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87766012A SNJ54AS 804BFK	Samp
SNJ54AS804BJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8776601RA SNJ54AS804BJ	Samp
SNJ54AS804BW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8776601SA SNJ54AS804BW	Samp

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

Information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

Addendum-Page 2



10-Aug-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B :

• Catalog: SN74ALS804A, SN74AS804B

www.ti.com

• Military: SN54ALS804A, SN54AS804B

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Addendum-Page 3



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



MECHANICAL DATA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- D. Index point is provided on cap for termina E. Falls within Mil—Std 1835 GDFP2—F20





FK (S-CQCC-N**) 28 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER



NOTES:

A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.


C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004





MECHANICAL DATA



- This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





DW0020A


Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ALS804AN - IC GATE NAND 6CH 2-INP 20-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated