

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)

[SN74HC74DR](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



Product
Folder



Sample &
Buy



Technical
Documents



Tools &
Software



Support &
Community



**TEXAS
INSTRUMENTS**

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

SNx4HC74 Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset

1 Features

- Wide Operating Voltage Range: 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 40- μ A Maximum I_{CC}
- Typical $t_{pd} = 15$ ns
- ± 4 -mA Output Drive at 5 V
- Very Low Input Current of 1 μ A

2 Applications

- Ultrasound System
- Fans
- Lab Instrumentation
- Vacuum Cleaners
- Video Communications System
- IP Phone: Wired

3 Description


The SNx4HC74 devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74HC74N	PDIP (14)	19.30 mm x 6.40 mm
SN74HC74NS	SO (14)	10.20 mm x 5.30 mm
SN74HC74D	SOIC (14)	8.70 mm x 3.90 mm
SN74HC74DB	SSOP (14)	6.50 mm x 5.30 mm
SN74HC74PW	TSSOP (14)	5.00 mm x 4.40 mm
SNJ54HC74J	CDIP (14)	21.30 mm x 7.60 mm
SNJ54HC74W	CFP (14)	9.20 mm x 6.29 mm
SNJ54HC74FK	LCCC (20)	8.90 mm x 8.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

www.ti.com

Table of Contents

1 Features	1	8.3 Feature Description	10
2 Applications	1	8.4 Device Functional Modes	10
3 Description	1	9 Application and Implementation	11
4 Revision History	2	9.1 Application Information	11
5 Pin Configuration and Functions	3	9.2 Typical Application	11
6 Specifications	4	10 Power Supply Recommendations	12
6.1 Absolute Maximum Ratings	4	11 Layout	13
6.2 ESD Ratings	4	11.1 Layout Guidelines	13
6.3 Recommended Operating Conditions	4	11.2 Layout Example	13
6.4 Thermal Information	5	12 Device and Documentation Support	14
6.5 Electrical Characteristics	5	12.1 Documentation Support	14
6.6 Timing Requirements	6	12.2 Related Links	14
6.7 Switching Characteristics	7	12.3 Community Resources	14
6.8 Typical Characteristics	8	12.4 Trademarks	14
7 Parameter Measurement Information	9	12.5 Electrostatic Discharge Caution	14
8 Detailed Description	10	12.6 Glossary	14
8.1 Overview	10	13 Mechanical, Packaging, and Orderable Information	14
8.2 Functional Block Diagram	10		

4 Revision History


Changes from Revision D (July 2003) to Revision E

Page


• Added <i>Applications</i> , <i>Device Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Typical Characteristics</i> , <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.	1
--	----------

5 Pin Configuration and Functions

N, NS, D, DB, PW, J, or W Package
14-Pin PDIP, SO, SOIC, SSOP, TSSOP, CDIP, or CFP
Top View



FK Package
20-Pin LCCC
Top View



NC – No internal connection

Pin Functions

PIN			I/O	DESCRIPTION
NAME	LCCC	SOIC, SSOP, CDIP, PDIP, SO, TSSOP, CFP NO.		
1CLK	4	3	I	Clock input
1CLR	2	1	I	Clear input - Pull low to set 1Q output low
1D	3	2	I	Input
1PRE	6	4	I	Preset input
1Q	8	5	O	Output
1Q-bar	9	6	O	Inverted output
2CLK	16	11	I	Clock input
2CLR	19	13	I	Clear input - Pull low to set 2Q output low
2D	18	12	I	Input
2PRE	14	10	I	Preset input
2Q	13	9	O	Output
2Q-bar	12	8	O	Inverted output
GND	10	7	—	Ground
NC	1	—	—	No connect (no internal connection)
	5			
	7			
	11			
	15			
	17			
VCC	20	14	—	Supply

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	–0.5	7	V
I_{IK}	Input clamp current ⁽²⁾	$V_I < 0$ or $V_I > V_{CC}$	±20	mA
I_{OK}	Output clamp current ⁽²⁾	$V_O < 0$ or $V_O > V_{CC}$	±20	mA
I_O	Continuous output current	$V_O = 0$ to V_{CC}	±25	mA
	Continuous current through V_{CC} or GND		±50	mA
T_j	Junction temperature range		150	°C
T_{stg}	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

See ⁽¹⁾

			SN54HC74			SN74HC74			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		2	5	6	2	5	6	V
V _{IH}	High-level input voltage		V _{CC} = 2 V			1.5			V
			V _{CC} = 4.5 V			3.15			
			V _{CC} = 6 V			4.2			
V _{IL}	Low-level input voltage		V _{CC} = 2 V			0.5			V
			V _{CC} = 4.5 V			1.35			
			V _{CC} = 6 V			1.8			
V _I	Input voltage		0		V _{CC}	0		V _{CC}	V
V _O	Output voltage		0		V _{CC}	0		V _{CC}	V
Δt/Δv	Input transition rise and fall time		V _{CC} = 2 V			1000			ns
			V _{CC} = 4.5 V			500			
			V _{CC} = 6 V			400			
T _A	Operating free-air temperature		−55		125	−40		85	°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, [SCBA004](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	SN74HC74					SN54HC74			UNIT
	D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	J (CDIP)	W (CFP)	FK (LCCC)	
	14 PINS					14 PINS		20 PINS	
R _{θJA} Junction-to-ambient thermal resistance	86	96	80	76	113	—	—	—	°C/W
R _{θJC(top)} Junction-to-case (top) thermal resistance	—	—	—	—	—	15.05	14.65	5.61	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

over recommended operating free-air temperature range, T_A = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS			V _{CC}	MIN	TYP	MAX	UNIT		
V _{OH}	V _I = V _{IH} or V _{IL}	I _{OH} = −20 μA		2 V	1.9	1.998	V			
				4.5 V	4.4	4.499				
				6 V	5.9	5.999				
		I _{OH} = −4 mA	T _A = 25°C	4.5 V	3.98	4.3				
			SN54HC74		3.7					
			SN74HC74		3.84					
		I _{OH} = −5.2 mA	T _A = 25°C	6 V	5.48	5.8				
			SN54HC74		5.2					
			SN74HC74		5.34					
V _{OL}	V _I = V _{IH} or V _{IL}	I _{OL} = 20 μA		2 V	0.002	0.1	V			
				4.5 V	0.001	0.1				
				6 V	0.001	0.1				
		I _{OL} = 4 mA	T _A = 25°C	4.5 V	0.17	0.26				
			SN54HC74		0.4					
			SN74HC74		0.33					
		I _{OL} = 5.2 mA	T _A = 25°C	6 V	0.15	0.26				
			SN54HC74		0.4					
			SN74HC74		0.33					
		I _I	V _I = V _{CC} or 0		T _A = 25°C	6 V		±0.1	±100	nA
					SN54HC74, SN74HC74			±1000		
I _{CC}	V _I = V _{CC} or 0,	I _O = 0	T _A = 25°C	6 V	4	μA				
			SN54HC74		80					
			SN74HC74		40					
C _i				2 V to 6 V	3	10	pF			
C _{pd}	No load			2 V to 6 V	35		pF			

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

www.ti.com

6.6 Timing Requirements

over recommended operating free-air temperature range, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

		V_{CC}	T_A	MIN	MAX	UNIT
f_{clock} Clock frequency	2 V		$T_A = 25^\circ\text{C}$		6	MHz
			SN54HC74		4.2	
			SN74HC74		5	
	4.5 V		$T_A = 25^\circ\text{C}$		31	
			SN54HC74		21	
			SN74HC74		25	
	6 V		$T_A = 25^\circ\text{C}$	0	36	
			SN54HC74	0	25	
			SN74HC74	0	29	
t_w Pulse duration	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ low	2 V	$T_A = 25^\circ\text{C}$		100	ns
			SN54HC74		150	
			SN74HC74		125	
		4.5 V	$T_A = 25^\circ\text{C}$		20	
			SN54HC74		30	
			SN74HC74		25	
		6 V	$T_A = 25^\circ\text{C}$		14	
			SN54HC74		25	
			SN74HC74		21	
	CLK high or low	2 V	$T_A = 25^\circ\text{C}$		80	
			SN54HC74		120	
			SN74HC74		100	
		4.5 V	$T_A = 25^\circ\text{C}$		16	
			SN54HC74		24	
			SN74HC74		20	
		6 V	$T_A = 25^\circ\text{C}$		14	
			SN54HC74		20	
			SN74HC74		17	
t_{su} Setup time before CLK $\uparrow$	Data	2 V	$T_A = 25^\circ\text{C}$		100	ns
			SN54HC74		150	
			SN74HC74		125	
		4.5 V	$T_A = 25^\circ\text{C}$		20	
			SN54HC74		30	
			SN74HC74		25	
		6 V	$T_A = 25^\circ\text{C}$		17	
			SN54HC74		25	
			SN74HC74		21	
	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ inactive	2 V	$T_A = 25^\circ\text{C}$		25	
			SN54HC74		40	
			SN74HC74		30	
		4.5 V	$T_A = 25^\circ\text{C}$		5	
			SN54HC74		8	
			SN74HC74		6	
		6 V	$T_A = 25^\circ\text{C}$		4	
			SN54HC74		7	
			SN74HC74		5	

Timing Requirements (continued)

over recommended operating free-air temperature range, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

	V_{CC}	T_A	MIN	MAX	UNIT
t_h Hold time, data after CLK $\uparrow$	2 V		0		ns
	4.5 V		0		
	6 V		0		

6.7 Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	T_A	MIN	TYP	MAX	UNIT
f_{max}			2 V	$T_A = 25^\circ\text{C}$	6	10		MHz
				SN54HC74	4.2			
				SN74HC74	6			
			4.5 V	$T_A = 25^\circ\text{C}$	31	50		
				SN54HC74	21			
				SN74HC74	25			
			6 V	$T_A = 25^\circ\text{C}$	36	60		
				SN54HC74	25			
				SN74HC74	29			
t_{pd}	$\overline{PRE}$ or $\overline{CLR}$	Q or $\overline{Q}$	2 V	$T_A = 25^\circ\text{C}$		70	230	ns
				SN54HC74			345	
				SN74HC74			290	
			4.5 V	$T_A = 25^\circ\text{C}$		20	46	
				SN54HC74			69	
				SN74HC74			58	
			6 V	$T_A = 25^\circ\text{C}$		15	39	
				SN54HC74			59	
				SN74HC74			49	
	CLK	Q or $\overline{Q}$	2 V	$T_A = 25^\circ\text{C}$		70	175	
				SN54HC74			250	
				SN74HC74			220	
			4.5 V	$T_A = 25^\circ\text{C}$		20	35	
				SN54HC74			50	
				SN74HC74			44	
			6 V	$T_A = 25^\circ\text{C}$		15	30	
				SN54HC74			42	
				SN74HC74			37	
t_t		Q or $\overline{Q}$	2 V	$T_A = 25^\circ\text{C}$		28	75	ns
				SN54HC74			110	
				SN74HC74			95	
			4.5 V	$T_A = 25^\circ\text{C}$		8	15	
				SN54HC74			22	
				SN74HC74			19	
			6 V	$T_A = 25^\circ\text{C}$		6	13	
				SN54HC74			19	
				SN74HC74			16	

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

www.ti.com

6.8 Typical Characteristics





Figure 1. Typical Propagation Delay - CLK to Q

7 Parameter Measurement Information



- A. C_L includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

www.ti.com

8 Detailed Description

8.1 Overview

Figure 3 describes the SNx4HC74 devices. As the SNx4HC74 is a dual D-Type positive-edge-triggered flip-flop with clear and preset, the diagram below describes one of the two device flip-flops.

8.2 Functional Block Diagram




Figure 3. Logic Diagram (Positive Logic)

8.3 Feature Description

The SNx4HC74 inputs accept voltage levels up to 5.5 V. Refer to the [Recommended Operating Conditions](#) for appropriate input high and low logic levels.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HC74.

Table 1. Function Table

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H ⁽¹⁾	H ⁽¹⁾
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	$\overline{Q_0}$

(1) This configuration is nonstable; that is, it does not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) input sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The resistor and capacitor at the $\overline{\text{CLR}}$ pin are optional. If they are not used, the $\overline{\text{CLR}}$ pin should be connected directly to V_{CC} to be inactive.

9.2 Typical Application




Figure 4. Device Power Button Circuit

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs may be combined to produce higher drive, but the high drive will also create faster edges into light loads. Because of this, routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- Recommended Input Conditions:
 - For rise time and fall time specifications, see ($\Delta t/\Delta V$) in [Recommended Operating Conditions](#) table.
 - For specified high and low levels, see (V_{IH} and V_{IL}) in [Recommended Operating Conditions](#) table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- Recommended Output Conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

www.ti.com

Typical Application (continued)

9.2.3 Application Curve




Figure 5. Typical Propagation Delay - $\overline{\text{CLR}}$ to Q

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [Recommended Operating Conditions](#) table. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-μF capacitor is recommended and if there are multiple V_{CC} terminals then .01-μF or .022-μF capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This pin keeps the input section of the I/Os from being disabled and floated.

11.2 Layout Example




Figure 6. Layout Diagram

SN54HC74, SN74HC74

SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, [SCBA004](#)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC74	Click here	Click here	Click here	Click here	Click here
SN74HC74	Click here	Click here	Click here	Click here	Click here

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com